

Fig. 1




Fig. 2




Fig. 3





Fig. 4



—#— : Parallel interface

Fig. 5a




Fig. 5b




Fig Sc

SF1

SF2




Fig Sd

IB1

IB2




Fig. 6a




Fig. 6b




Fig.7




Fig. 8a







Fig. 8b



10/10

Fig. 9a




Fig. 9b




Fig. 9c




Fig. 10a




Fig. 10b




Fig. 10c

